

4 Conclusions

We perform the following experiment to illustrate the effectiveness of the compression process to reduce the test time: Set the maximum width of 50, the highest temperature of 98.2 °C, Design result of d695 in ITC 02 standard circuit is shown in figure 3. The figure (a) shows the case by use of the compression process, and the figure (b) is the case before compression process. The testing time is 19796 in figure (a) and 22594 in figure (b) reduces 2798 after compression process. The total testing time reduced by 12.4%.




Fig. 3. The effect of compression

References

1. Erik, L., Hideo, F.: System-on-Chip Test Scheduling With Reconfigurable Core Wrappers [J]. IEEE Transactions on Very Large Scale Integration Systems. 2006, 14(3): 305-309.
2. Iyengar, V., Chakrabarty, K.: Precedence-based, preemptive and power-constrained test scheduling for system-on-a-chip [C]. 19th IEEE Proceedings on VLSI Test Symposium. Marina Del Rey, CA, 2001: 368-374 (2001)
3. Thomas, E. Y., Tomokazu, Y., Krishnendu, C. et al. Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip [C]. 16th Asian Test Symposium. Beijing, 2007: 187-192 (2007)
4. Krishnendu, C.: Test Access Mechanism Optimization Test Scheduling and Tester Data Volume Reduction for System-on-Chip [J]. IEEE Transactions on Computers. 2003, 52(12): 1619-1632 (2003)
5. Yao, C. H., Saluja K. K., Ramanathan, P.: Thermal-aware Test Scheduling Using On-Chip Temperature Sensors [C]. 24th Annual Conference on VLSI Design. 2011: 376-381 (2011)